




# Method and apparatus for producing test model of circuit block capable of reducing load and time

**Patent number:** CN1276534  
**Publication date:** 2000-12-13  
**Inventor:** SHIGEKAZU OTSUKA (JP)  
**Applicant:** NIPPON ELECTRIC CO (JP)  
**Classification:**  
 - international: G01R31/317  
 - european:  
**Application number:** CN20000109030 20000602  
**Priority number(s):** JP19990155764 19990602

Also published as:

 EP1059584 (A2)  
 JP2000347890 (A)  
 EP1059584 (A3)

Abstract not available for CN1276534  
 Abstract of correspondent: EP1059584

In a method for generating a test pattern for testing at least one circuit block (24-1, 24-2, 24-3) of a semiconductor device including a control circuit (21) connected to the circuit block the above-mentioned test pattern is generated by converting a common test pattern (11) for the circuit block with reference to a data conversion library (12) corresponding to characteristics of the control circuit.

